

CLAIMS

I claim:

- 1 1. A computer system supported method for preparing a test source file for
2 verifying the performance of a simulated cache memory integrated circuit device
3 design, comprising the steps of:

4 sequentially and randomly creating a series of functions;

5 updating a data integrity buffer after each function of said series of
6 functions is created;

7 creating a series of integrity check functions from said data integrity
8 buffer; and

9 writing said series of functions and said series of integrity check functions
10 to a test file.

- 1 2. The method of claim 1, wherein the data integrity buffer includes a
2 plurality of records, each record of said plurality of records including a cache
3 memory address associated with contents of that cache memory address.

- 1 3. The method of claim 2, wherein an address of said each record and
2 contents of said each record are generated at random.

- 1 4. The method of claim 3, wherein the data integrity buffer is updated after a
2 normal function is created in said series of functions.

1 5. The method of claim 4, wherein at least one of the series of functions
2 includes a bitwise memory write operation to a partial word cache memory
3 location and wherein a corresponding integrity check function includes a bitwise
4 memory read operation to read said partial word cache memory location.

1 6. The method of claim 2, further comprising the steps of reading an entire
2 test settings file into an input buffer before the step of sequentially and randomly
3 creating a series of functions, and further wherein the step of sequentially and
4 randomly creating includes the step of using parameter data from the test
5 settings file to create said series of functions.

1 7. The method of claim 6, wherein the test settings file includes data
2 directing the generation of prefetch loops.

1 8. The method of claim 3, wherein the address of each record and the
2 contents of each record are generated at random using the Mitchell-Moore
3 Additive generation method.

1 9. A digital storage medium having stored thereon a sequence of digital
2 instructions to configure a computer to prepare a test source file for use in
3 verifying the contents of a simulated cache memory integrated circuit device
4 design, the digital instructions defining a sequence of steps for:

5 sequentially and randomly creating a series of functions;

6 updating a data integrity buffer in said computer after each function of
7 said series of functions is created;

8 creating a series of integrity check functions from said data integrity
9 buffer; and

10 writing said series of functions and said series of integrity check functions
11 to a test file.

1 10. The method of claim 9, wherein the data integrity buffer includes a
2 plurality of records, each record including a cache memory address associated
3 with contents of that cache memory address.

1 11. The method of claim 10, wherein an address of each record and contents of
2 each record are generated at random.

1 12. The method of claim 11, wherein the data integrity buffer is updated after a
2 normal function is created in said series of functions.

1 13. The method of claim 12, wherein at least one of the series of functions
2 includes a bitwise memory write operation to a partial word cache memory
3 location and wherein a corresponding integrity check function includes a bitwise
4 memory read operation to read said partial word cache memory location.

1 14. The method of claim 10, further comprising the steps of reading an entire
2 test settings file into an input buffer before the step of sequentially and randomly
3 creating a series of functions, and further wherein the step of sequentially and
4 randomly creating includes the step of using parameter data from the test
5 settings file to create said series of functions.

1 15. The method of claim 14, wherein the test settings file includes data
2 directing the generation of prefetch loops.

1 16. The method of claim 11, wherein an address of each record and contents of
2 each record are generated at random using the Mitchell-Moore Additive
3 generation method.

1 17. A digital computer configured to prepare a test source file for verifying the
2 performance of a simulated cache memory integrated circuit device design, said
3 computer including:

4 means for sequentially creating a series of functions;

5 means for updating a data integrity buffer in said computer after each
6 function of said series of functions is created;

7 means for creating a series of integrity check functions from data in said
8 data integrity buffer; and

9 means for writing said series of functions and said series of integrity check
10 functions to a test file.

1 18. The computer of claim 17 further comprising a means for providing test
2 settings to said means for sequentially creating the series of instructions.

1 19. The computer of claim 18, wherein the data integrity buffer includes a
2 plurality of records, each record including a cache memory address associated
3 with contents of that cache memory address, and further wherein the digital
4 computer further includes a means for randomly generating an address of each
5 record and contents of each record are generated at random.

1 20. The computer of claim 19, further comprising means for updating the data
2 integrity buffer.

1 21. The computer of claim 20, wherein the means for updating the data
2 integrity buffer includes means for updating the data integrity buffer after a
3 normal function is created in said series of functions.

1 22. The computer of claim 21, wherein means for providing test settings to
2 said means for sequentially creating the series of instructions includes means for
3 directing the generation of prefetch loops.